EEE 3571 Electronic Engineering I

Lecture 4: DC Biasing of BJTs



April 2022

Dr. Daliso Banda

daliso.banda@unza.zm

References

Our main reference text books in this course are

- [1] Neil S., Electronics: A Systems Approach, 4th edition, 2009, Pearson Education Limited, ISBN 978-0-273-71918-2.
- [2] Boylestad R. L., Nashelsky L., Electronic Devices and Circuit Theory, 11th Ed, 2013, Prentice-Hall, ISBN 978-0-13-262226-4.
- [3] Smith R. J., Dorf R. C., Circuits Devices and Systems, 5th Ed., 2004, John Wiley, ISBN ISBN 9971-51-172-X.

However, feel free to use pretty much any additional text which you might find relevant to our course.



Learning Objectives

At the end of the lecture 4 on DC biasing of BJTs, you ought to:

- 1. Be able to determine the dc levels for the variety of BJT configurations.
- 2. Understand how to measure important voltage levels for a BJT configuration and determine if the network is operating properly.
- 3. Become aware of the saturation and cutoff conditions of a BJT network.
- 4. Be able to perform a load-line analysis of the most common BJT configurations.
- 5. Become acquainted with the design process for BJT amplifiers.
- 6. Understand the basic operation of transistor switching networks.
- 7. Begin to understand the troubleshooting process as applied to BJT networks.
- 8. Develop a sense for the stability factors of a BJT configuration and how they affect it operation due to changes in specific characteristics and environment.



4.1 Introduction

- □ The analysis or design of a transistor amplifier requires knowledge of both the dc and ac response of the system.
- □ In transistor networks, any increase in ac voltage, current, or power is the result of a transfer of energy from the applied dc supplies.
- □ The superposition theorem is used to determine dc and ac responses separately, so that their summation yields the total response.
- □ In design or synthesis, once the desired dc current and voltage levels have been defined, a network must be constructed that will establish the desired operating point.
- □ The analysis will chiefly exploit the following basic relationships:

 $V_{BE} \cong 0.7 \text{ V}$ $I_{E} = (\beta + 1) I_{B} \cong I_{C}$ $I_{C} = \beta I_{B}$ (4.1) (4.2) (4.3)

4.2 Operating Point



Figure 4.1: Various operating points within the limits of operation of a transistor.

For transistor amplifiers the applied biasing dc voltages establish a fixed level of current and voltage on the characteristics for smallsignal amplification.

- The fixed point established is called the quiescent point (Q-point).
- ❑ The BJT device biased to operate outside the maximum limits culminates in shortened lifetime or destruction of the device.



4.3 Fixed-Bias Configuration

Shown is the simplest *npn* transistor dc bias configuration.



Figure 4.2: (a) Fixed-bias circuit; (b) Dc equivalent of Fig. 4.2.

- □ For dc analysis the network is isolated from ac levels by replacing the capacitors with open circuits.
- □ It follows from capacitive reactance, given f = 0 Hz, yields

$$X_{C} = 1/2\pi fC = 1/2\pi (0)C = \infty \Omega$$

Forward Bias of Base-Emitter

Consider first the base-emitter circuit loop of Fig. 4.3. Applying KVL yields



Applying KVL to Fig. 4.4 yields

$$V_{CE} + I_C R_C - V_{CC} = 0 \ ; \Rightarrow \qquad V_{CE} = V_{CC} - I_C R_C$$
[4.6]

Vividly, V_{CE} in fixed bias configuration is the supply voltage less the drop across R_c .

Recall that,
$$V_{CE} = V_C - V_E$$
[4.7]Since $V_E = 0$ V, we have $V_{CE} = V_C$ [4.8]Furthermore, $V_{BE} = V_B - V_E$ [4.9]Since $V_E = 0$ V, we have $V_{BE} = V_B$ [4.10]



Example 4.1 Fixed-Bias Configuration



Example 4.1 Fixed-Bias Configuration Cont'd

b) Eqs. [4.10] and [4.8]:

$$V_{B} = V_{BE} = 0.7 \text{ V}$$

 $V_{C} = V_{CE} = 6.83 \text{ V}$

 $V_{BC} = -6.13 \,\mathrm{V}$

c) Using double-subscript notation yields $V_{BC} = V_B - V_C = 0.7 \text{ V} - 6.83 \text{ V};$

d) The negative sign reveals that the junction is reverse-biased, as it should be for linear amplification.



Transistor Saturation

- □ The term saturation is applied to any system where levels have reached their maximum values.
- □ For a transistor operating in the saturation region, the current is a maximum value for the particular design.



Figure 4.6: Saturation regions: (a) actual; (b) approximate.

Fig. 4.6a depicts an operating point in the saturation region.

- Note that in this region the characteristic curves join and $V_{CE} \leq V_{CE_{ext}}$.
- Let Fig. 4.6a be approximated by Fig. 4.6b. Clearly, the current is relatively high and assume $V_{CE} = 0$ V.

Exploiting Ohm's law, we determine the resistance between collector and emitter terminals as follows:



Figure 4.7: Determining $I_{C_{\text{sat}}}$ for the fixed-bias configuration.

$$R_{CE} = \frac{V_{CE}}{I_C} = \frac{0 \text{ V}}{I_{C_{\text{sat}}}} = 0 \Omega$$

- □ For the future, to know the approximate maximum collector current (saturation level) for a particular design, simply insert a short-circuit equivalent between collector and emitter of the BJT and calculate $I_{C_{ext}}$.
- □ For the fixed-bias configuration of Fig. 4.7, having applied the short-circuit, it follows that

$$I_{C,\mathrm{sat}} = rac{V_{CC}}{R_C}$$



Load-Line Analysis

□ The characteristics of the BJT are superimposed on a plot of the network equation define by the same axis parameters called dc load-line.



Figure 4.8: Load-line analysis: (a) the network; (b) the device characteristics..

From Fig. 4.8a an output equation that relates I_c and V_{CE} is given by $V_{CE} = V_{CC} - I_C R_C$ [4.12]

Notice that the load resistor R_c determines the slope of the load-line.



Co-plotting the load-line and output characteristic is aided by the fact that each case relates I_c and V_{CE} .



Figure 4.9: Fixed-bias load line.

□ Let $I_C = 0 \text{ mA}$, it follows that $V_{CE} = V_{CC} - (0) R_C$; $V_{CE} = V_{CC} |_{I_C = 0 \text{ mA}}$ [4.13]

 \Box Furthermore, let $V_{CE} = 0$ V so that,

$$I_C = \frac{V_{CC}}{R_C} \Big|_{V_{CE}=0 \text{ V}}$$

0 - V - I R

[4.14]

The point of intersection is *Quiescent point (Q-point).*



□ The level of I_B is changed by varying the value of R_B the effect of which is depicted in Fig. 4.10.



Figure 4.10: Movement of *Q*-point with increasing level of I_B .

Figure 4.11: Effect of an increasing level of R_C on the load line and the *Q*-point.

□ Holding V_{cc} constant, if R_c is increased, the load line will shift (less steep slope) as shown in Fig. 4.11.

□ Holding R_C constant, if V_{CC} is decreased, the load line will shift (same slope) as shown in Fig. 4.12.







Example 4.2 Fixed-Bias Configuration

Given the load line of Fig. 4.13 and the defined Q-point, determine the required values of V_{CC} , R_{C} , and R_{B} for a fixed-bias configuration. [Solution] I_C (mA) 60 uA □ From Fig. 4.13, 12 50 HA $V_{CE} = V_{CC} = 20 \text{ V}$; at $I_{C} = 0 \text{ mA}$ 10 40 µA $I_C = \frac{V_{CC}}{R_C}$; at $V_{CE} = \mathbf{0} \mathbf{V}$ 30 uA Q-point 20 u.A 4 □ Thus, we have 10 uA $R_{C} = \frac{V_{CC}}{I_{C}} = \frac{20 \,\mathrm{V}}{10 \,\mathrm{mA}} = 2 \,\mathrm{k}\Omega$ 2 $I_R = 0 \mu A$ 5 10 15 20 VCE $I_B = \frac{V_{CC} - V_{BE}}{R_{\rm p}};$ **Figure 4.13**: Example 4.2. $R_{B} = \frac{V_{CC} - V_{BE}}{I_{D}} = \frac{20 \text{ V} - 0.7 \text{ V}}{25 \,\mu\text{A}} = 772 \text{ k}\Omega$ It follows that,

4.4 Emitter-Bias Configuration

The emitter resistor in Fig. 4.14 helps to improve the stability level over that of fixed-bias configuration.
 The mores stable a configuration, the



Figure 4.14: BJT bias circuit with emitter resistor.

```
Figure 4.15: DC equivalent of Fig. 4.14.
```

- The mores stable a configuration, the less its response will change due to undesirable changes in temperature and parameter variations.
- The DC equivalent circuit for Fig. 4.14 is shown in Fig. 4.15.







Figure 4.16: Base-emitter loop.

Base-Emitter Loop

The circuit of Fig. 4.15 is redrawn in Fig. 4.16. Exploiting KVL yields

$$+V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$
[4.15]

- **Q** Recall that, $I_E = (\beta + 1)I_B$ [4.16]
- \Box Substituting for I_E in Eq. [4.15] yields,

$$+V_{CC} - I_{B}R_{B} - V_{BE} - (\beta + 1)I_{B}R_{E} = 0$$

□ It follows that,

$$\begin{split} &-I_{B} \left(R_{B} + (\beta + 1) R_{E} \right) + V_{CC} - V_{BE} = 0 ; \\ \Rightarrow & I_{B} \left(R_{B} + (\beta + 1) R_{E} \right) = V_{CC} - V_{BE} ; \\ & I_{B} = \frac{V_{CC} - V_{BE}}{R_{B} + (\beta + 1) R_{E}} \end{split}$$

[4.17]

□ Notice the difference between Eq. [4.17] and that obtained for the fixed-bias configuration is the term $(\beta + 1)R_E$.



- Eq. [4.17] is used to sketch a series network of Fig. 4.17.
- The resistor R_E is *reflected* back to the input base circuit by a factor $(\beta + 1)$.

In general, therefore, for the configuration of Fig. 4.18,



Figure 4.18: Reflected impedance level of R_E



$$R_i = (\beta + 1)R_E$$
 [4.18]

Collector-Emitter loop

Applying KVL to the loop of Fig. 4.19 yields



Figure 4.19: Collector-emitter loop.

$$+ I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0$$

$$\Rightarrow Substituting I_E \cong I_C \text{ and grouping terms gives}$$

$$V_{CE} - V_{CC} + I_C (R_C + R_E) = 0$$

$$\Rightarrow Thus, \qquad V_{CE} = V_{CC} - I_C (R_C + R_E) \qquad [4.19]$$

$$\Rightarrow The single-subscript voltage V_E \text{ is the voltage from emitter to ground and is determined by}$$

$$V_E = I_E R_E \qquad [4.20]$$

$$\Rightarrow The voltage from collector to ground is found using$$

$$V_{CE} = V_C - V_E ; \qquad V_C = V_{CE} + V_E \qquad [4.21]$$

$$\Rightarrow Thus, \qquad V_C = V_{CC} - I_C R_C \qquad [4.22]$$

The voltage at the base with respect to ground is obtained using Fig. 4.15 as

$$V_B = V_{CC} - I_B R_B$$
 [4.23]
 $V_B = V_{BE} + V_E$ [4.24]

[4.23]

Example 4.3 Emitter-Bias Configuration



Example 4.3 Emitter-Bias Configuration Cont'd

[Solution]

- a) Eq. [4.17]: $I_B = \frac{V_{CC} V_{BE}}{R_B + (\beta + 1)R_E} = \frac{20 \text{ V} 0.7 \text{ V}}{430 \text{ k}\Omega + (51)(1 \text{ k}\Omega)} = \frac{19.3 \text{ V}}{481 \text{ k}\Omega};$ $I_B = 40.1 \text{ \mu A}$
- **b)** $I_C = \beta I_B = (50)(40.1 \,\mu\text{A}); \quad I_C \cong 2.01 \,\text{mA}$
- c) Eq. [4.19]: $V_{CE} = V_{CC} I_C (R_C + R_E) = 20 \text{ V} (2.01 \text{ mA})(2 \text{ k}\Omega + 1 \text{ k}\Omega);$ $V_C = 20 \text{ V} - 6.03 \text{ V} = 13.97 \text{ V}$ d) $V_C = V_{CC} - I_C R_C = 20 \text{ V} - (2.01 \text{ mA})(2 \text{ k}\Omega) = 20 \text{ V} - 4.02 \text{ V};$

$$V_{C} = 15.98 V$$

e) $V_E = V_C - V_{CE} = 15.98 \,\mathrm{V} - 13.97 \,\mathrm{V} = 2.01 \,\mathrm{V}$

Alternatively, $V_C = I_E R_E \cong I_C R_E = (2.01 \text{ mA})(1 \text{ k}\Omega) = 2.01 \text{ V}$

f) $V_B = V_{BE} + V_E = 0.7 \text{ V} + 2.01 \text{ V} = 2.71 \text{ V}$

Example 4.3 Emitter-Bias Configuration Cont'd

f) $V_{BC} = V_B - V_C = 2.71 \text{ V} - 15.98 \text{ V} = -13.27 \text{ V}$ (reverse-biased as required)

Improved Bias Stability

The emitter resistor added to the dc bias of the BJT provides improved stability in that, the dc bias currents and voltages remain closer to where they were set by circuit when outside conditions, such as temperature and transistor beta, change.

Saturation Level

The collector saturation level or maximum collector current for an emitter-bias design is determined by applying a short-circuit in Fig. 4.21. It follows that,



Figure 4.21: Determining $I_{C_{\text{sat}}}$ for the emitterstabilized bias circuit.



[4.25]





Figure 4.22: Load line for the emitter-bias configuration.

Furthermore, let $V_{CE} = 0$ V so that, $0 = V_{CC} - I_C (R_C + R_E);$

Load-Line Analysis

- ❑ The load-line analysis of the emitterbias network is only slightly different from that of fixed-bias design.
- Thus, the collector-emitter loop equation that defines the load line is

$$V_{CE} = V_{CC} - I_C \left(R_C + R_E \right)$$

Let
$$I_C = 0 \text{ mA}$$
, it follows that
 $V_{CE} = V_{CC} - (0)(R_C + R_E);$

$$V_{CE} = V_{CC} |_{I_C = 0 \text{ mA}}$$
 [4.26]

[4.27

$$I_C = \frac{V_{CC}}{R_C + R_E} \bigg|_{V_{CE} = 0 \text{ V}}$$

- Thus far, in the bias designs we have discussed the bias current I_{C_Q} and voltage V_{CE_Q} were a function of the current gain β of the transistor.
- □ However, beta is temperature sensitive, especially for silicon transistors, thus its actual value is usually not well defined.
- To mitigate this beta dependence problem the voltage-divider bias design of Fig. 4.23 can be used.



Figure 4.23: Voltage-divider bias configuration.



Figure 4.24: Defining the *Q*-point for the voltage-divider bias configuration.



Figure 4.25: DC components of the voltage-divider bias design.

Exact Analysis

- For dc analysis Fig. 4.23 is redrawn as shown in Fig.
 4.25. The input side is further redrawn in Fig. 4.26.
 - The Thevenin equivalent circuit to the left of the base terminal is found as follows:
 - To find R_{Th} , short circuit the voltage source so that,







Figure 4.27: Determining $R_{\rm Th}$.

Figure 4.26: Redrawing the input side of the network of Fig. 4.25.



Figure 4.28: Determining E_{Th} .



Figure 4.29: Inserting the Thevenin equivalent circuit.

The open-circuit Thevenin voltage E_{Th} is determined with voltage source V_{CC} returned to the network, see Fig. 4.28. Applying voltage divider rule yields

$$E_{_{
m Th}} = V_{_{R_2}} = rac{R_2 V_{_{CC}}}{R_1 + R_2}$$

□ Thus, the Thevenin network is redrawn in Fig. 4.34, and I_{B_Q} can be determined by applying KVL, that is

$$E_{\rm Th} - I_{\rm B} R_{\rm Th} - V_{\rm BE} - I_{\rm E} R_{\rm E} = 0 \ ; \label{eq:Th}$$

 \Box Substituting $I_E = (\beta + 1)I_B$ yields,

$$I_B = V_{R_2} = \frac{E_{\mathrm{Th}} - V_{BE}}{R_{\mathrm{Th}} + (\beta + 1)R_E}$$

• Once I_B is known, the remaining quantities of the network can be found in the same manner as for the emitter-bias configuration. That is,

$$V_{CE} = V_{CC} - I_C \left(R_C + R_E \right)$$
 [4.31]

Example 4.4 Voltage-Divider Bias Configuration



Example 4.4 Voltage-Divider Bias Configuration

$$\begin{split} \text{Eq. [4.29]:} \quad & E_{\text{Th}} = \frac{R_2 V_{CC}}{R_1 + R_2} = \frac{(3.9 \,\text{k}\Omega)(22 \,\text{V})}{39 \,\text{k}\Omega + 3.9 \,\text{k}\Omega} = 2 \,\text{V} \\ \text{Eq. [4.30]:} \quad & I_B = \frac{E_{\text{Th}} - V_{BE}}{R_{\text{Th}} + (\beta + 1) R_E} = \frac{2 \,\text{V} - 0.7 \,\text{V}}{3.55 \,\text{k}\Omega + (101)(1.5 \,\text{k}\Omega)} = 8.38 \,\mu\text{A} \\ & I_C = \beta I_B = (100)(8.38 \,\mu\text{A}) = \mathbf{0.84 \,\text{m}A} \\ \text{Eq. [4.31]:} \quad & V_{CE} = V_{CC} - I_C \left(R_C + R_E\right) = 22 \,\text{V} - (0.84 \,\text{m}\text{A})(10 \,\text{k}\Omega + 1.5 \,\text{k}\Omega) \;\text{;} \\ & V_{CE} = \mathbf{12.34 \,\text{V}} \end{split}$$



Approximate Analysis

- □ The input section of the voltage-divider configuration can be represented by the circuit of Fig. 4.31.
- □ Recall the $R_i = (\beta + 1)R_E$ is the reflected resistance between base and emitter.

□ Furthermore, $R_i \square R_2$ such that $I_B \square I_2$, thus $I_2 \cong I_1$.



Figure 4.31: Partial-bias circuit for calculating the approximate base voltage V_B .

□ With the approximation above the base voltage V_B is thus,

$$V_B = \frac{R_2 V_{CC}}{R_1 + R_2}$$

[4.32]

Since $R_i = (\beta + 1)R_E \cong \beta R_E$ the condition to be met for the approximate analysis to hold is

$$eta R_{_E} \ge 10 R_{_2}$$

[4.33]

- □ Simply put, if the condition in Eq. [4.33] is met the approximate approach can be applied with a high degree of accuracy.
- \Box Once V_B is determined, the level of V_E can be calculated from

$$V_E = V_B - V_{BE}$$
[4.34]

The emitter current can be determined from

$$I_E = \frac{V_E}{R_E}$$
[4.35]

It follows also that

$$I_{C_Q} \cong I_E$$
 [4.36]

□ The collector-emitter voltage is determined by

$$V_{CE} = V_{CC} - I_C R_C + I_E R_E ;$$

But $I_E \cong I_C$, thus $V_{CE_Q} = V_{CC} - I_C (R_C + R_E)$ [4.37]
Note: the determination of I_{C_Q} and V_{CE_Q} is independent of β .

Example 4.5 Voltage-Divider Bias Configuration



 \Box Determine the levels of $I_{C_{0}}$ and $V_{CE_{0}}$ for the voltage-divider configuration of Fig. 4.32 using the exact and approximate techniques and compare solutions.

In this case, the conditions of Eq. [4.33] will not be satisfied and the results will reveal the difference in solution if the criterion of Eq. [4.33] is ignored.

[Solution]

Example 4.5 Voltage-Divider Bias Configuration Cont'd

$$\begin{split} E_{\mathrm{Th}} &= \frac{R_2 V_{CC}}{R_1 + R_2} = \frac{22 \,\mathrm{k}\Omega \left(18 \,\mathrm{V}\right)}{82 \,\mathrm{k}\Omega + 22 \,\mathrm{k}\Omega} = 3.81 \,\mathrm{V} \\ I_B &= \frac{E_{\mathrm{Th}} - V_{BE}}{R_{\mathrm{Th}} + \left(\beta + 1\right) R_E} = \frac{3.81 \,\mathrm{V} - 0.7 \,\mathrm{V}}{17.35 \,\mathrm{k}\Omega + \left(51\right) \left(1.2 \,\mathrm{k}\Omega\right)} = \frac{3.11 \,\mathrm{V}}{78.55 \,\mathrm{k}\Omega} = 39.6 \,\mu\mathrm{A} \\ I_{C_Q} &= \beta I_B = (50) \left(39.6 \,\mu\mathrm{A}\right) \; ; \qquad \boxed{I_{C_Q} = 1.98 \,\mathrm{m}\mathrm{A}} \\ V_{CE_Q} &= V_{CC} - I_C \left(R_C + R_E\right) = 18 \,\mathrm{V} - (1.98 \,\mathrm{m}\mathrm{A}) \left(5.6 \,\mathrm{k}\Omega + 1.2 \,\mathrm{k}\Omega\right); \\ \boxed{V_{CE_Q} = 4.54 \,\mathrm{V}} \\ \boxed{\text{Approximate analysis:}} \quad V_B = E_{\mathrm{Th}} = 3.81 \,\mathrm{V} \\ V_E &= V_B - V_{BE} = 3.81 \,\mathrm{V} - 0.7 \,\mathrm{V} = 3.11 \,\mathrm{V} \\ I_{C_Q} &\cong I_E = \frac{V_E}{R_E} = \frac{3.11 \,\mathrm{V}}{1.2 \,\mathrm{k}\Omega} \; ; \qquad \boxed{I_{C_Q} = 2.59 \,\mathrm{m}\mathrm{A}} \end{split}$$

Example 4.5 Voltage-Divider Bias Configuration Cont'd

Comparing the e.	Comparing the exact and approximate approaches.	
	$I_{C_Q}(mA)$	$V_{CEq}(V)$
Exact	1.98	4.54
Approximate	2.59	3.88

Transistor Saturation

□ The output collector-emitter circuit for the voltage-divider configuration has the same appearance as the emitter-biased circuit. Thus, the resulting equation for saturation current given that $V_{CE} = 0$ V is

$$I_{C_{\rm sat}} = I_{C,{\rm max}} = \frac{V_{CC}}{R_C + R_E}$$

[4.38]



Load-Line Analysis

□ Similarities with the output circuit of the emitter-biased configuration result in the same intersections for the load line of the voltage-divider configuration, i.e.,

$$V_{CE} = V_{CC} |_{I_{C}=0 \text{ mA}}$$
[4.39]
$$I_{C} = \frac{V_{CC}}{R_{C} + R_{E}} |_{V_{CE}=0 \text{ V}}$$
[4.40]

and

□ Notice that the level of I_B is determined by a different equation for the voltagedivider bias and the emitter-bias configurations.



4.6 Collector Feedback Configuration

An improved level of stability is also obtained by introducing a feedback path from collector to base as shown in Fig. 4.33.



The analysis is conducted as has been done previously.

Perform baseemitter loop and apply the results to the collecteremitter loop.

Figure 4.33: DC bias circuit with voltage feedback.

Figure 4.34: Base-emitter loop for the network of Fig. 4.33.

Base-Emitter Loop

 $\Box \text{ KVL yields:} \quad V_{CC} - I'_C R_C - I_B R_F - V_{BE} - I_E R_E = 0$

 \Box But, $I'_C = I_C + I_B$; thus substituting $I'_C \cong I_C = \beta I_B$ and $I_E \cong I_C$ gives

4.6 Collector Feedback Configuration Cont'd

$$V_{CC} - \beta I_B R_C - I_B R_F - V_{BE} - \beta I_B R_E = 0$$

$$\Rightarrow V_{CC} - V_{BE} - \beta I_B (R_C + R_E) - I_B R_F = 0 ;$$

 $\Box Solving for I_B yields$



Figure 4.35: Collectoremitter loop for the network of Fig. 4.33.

$$I_B = \frac{V_{CC} - V_{BE}}{R_F + \beta \left(R_C + R_E\right)}$$

Collector-Emitter Loop

KVL applied to Fig. 4.35 yields:

$$I_E R_E + V_{CE} - I_C' R_C - V_{CC} = 0$$

Since $I'_C \cong I_C$ and $I_E \cong I_C$, we have

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$
 [4.42]

Exactly the as was obtained for the emitter-bias and voltage-divider bias configurations.

4.6 Collector Feedback Configuration Cont'd

Saturation Conditions

□ By the approximation $I'_{c} = I_{c}$, we find that the equation for saturation current is the same as that of voltage-divider and emitter-bias configurations.

$$I_{C_{\rm sat}} = I_{C,{\rm max}} = \frac{V_{CC}}{R_C + R_E}$$

[4.43]

Load-Line Analysis

□ Continuing to let $I'_{c} = I_{c}$ yields the same load line as was obtained for the last two configurations.



4.7 Emitter-Follower Configuration



Figure 4.36: Common-collector (emitter-follower) configuration.

Applying Kirchhoff's voltage law to the input circuit yields

$$-I_B R_B - V_{BE} - I_E R_E + V_{EE} = 0$$
; but

$$\Rightarrow I_{B}R_{B} + (\beta + 1)I_{B}R_{E} = V_{EE} - V_{BE} ;$$

Here the output is taken off the emitter terminal.



Figure 4.37: dc equivalent of Fig. 4.36.

 $I_E = (\beta + 1)I_B;$

[4.44] 40

4.7 Emitter-Follower Configuration Cont'd

For the output network, exploiting Kirchhoff's voltage law yields

$$-V_{CE} - I_E R_E + V_{EE} = 0 ; \implies V_{CE} = V_{EE} - I_E R_E$$
[4.45]

Example 4.6 Emitter-Follower Configuration



Example 4.6 Emitter-Follower Configuration Cont'd

and Eq. 4.45:
$$V_{CE_Q} = V_{EE} - I_E R_E = V_{EE} - (\beta + 1) I_B R_E$$
;
 $V_{CE_Q} = 20 \text{ V} - (90 + 1) (45.73 \,\mu\text{A}) (2 \text{ k}\Omega) = 20 \text{ V} - 8.32 \text{ V}$;
 $V_{CE_Q} = 11.68 \text{ V}$
 \Box It follows that,
 $I_{E_Q} = (\beta + 1) I_B = (90 + 1) (45.73 \,\mu\text{A})$; $I_{E_Q} = 4.16 \text{ mA}$



4.8 Common-Base Configuration

- □ Is unique in that the applied signal is connected to the emitter terminal and the base is at, or just above, ground potential.
- □ In the ac domain it has a very low input impedance, high output impedance, and good gain.



Figure 4.39: Common-base configuration.



Figure 4.40: Input dc equivalent of Fig. 4.39.

Applying Kirchhoff's voltage law to the input circuit yields

$$-V_{EE} + I_E R_E - V_{BE} = 0 ; \quad \Longrightarrow$$

$$I_E = \frac{V_{EE} - V_{BE}}{R_E}$$

[4.46]



4.8 Common-Base Configuration Cont'd



Figure 4.41: Determining V_{CE} and V_{CB} .

Applying Kirchhoff's voltage law to the entire outside perimeter of the circuit of Fig. 4.41 yields

$$-V_{EE} + I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0 ;$$

$$\Rightarrow V_{CE} = V_{EE} + V_{CC} - I_E R_E - I_C R_C = 0 ;$$

$$\Box \text{ Let } I_E \cong I_C \text{ so that,}$$

$$V_{CE} = V_{BE} + V_{CC} - I_E (R_C + R_E)$$
 [4.47]

 □ Applying KVL to the output loop of Fig. 4.41 gives $V_{CB} + I_C R_C - V_{CC} = 0$; ⇒ $V_{CB} = V_{CC} - I_C R_C$;
 □ Let $I_E \cong I_C$ so that,
 $V_{CB} = V_{CC} - I_C R_C$ $V_{CB} = V_C - I_C R_C$

$$V_{CB} = V_{CC} - I_E R_C$$
 [4.48]



4.9 Multiple BJT Networks

Thus far, the BJT circuits discussed have only been single-stage configurations.
 Let us briefly look at some of the most common multiple transistor networks.
 RC Coupling



Figure 4.42: *RC* coupled BJT amplifiers.

□ The network of Fig. 4.42 yields two dc bias circuits of Fig. 4.43 which can be analyzed as done before.



Figure 4.44: Darlington amplifier.

Darlington Configuration







Figure 4.45: *DC*

equivalent of Fig. 4.44.

The Darlington amplifier of Fig. 4.44 feeds the output of one stage directly into the input of the succeeding stage.

- □ The input impedance is very high, making it attractive for use in amplifiers driven by sources of relatively high internal resistance.
- □ Assuming a beta β_1 for the first BJT and β_2 for the second BJT, it follows that

$$I_{B_2} = I_{E_1} = (\beta_1 + 1)I_{B_1}$$

☐ Furthermore,

$$I_{E_{2}} = (\beta_{2} + 1)I_{B_{2}} = (\beta_{2} + 1)(\beta_{1} + 1)I_{B_{1}}$$

Let $\beta \square 1$ for each BJT, so that net beta for the configuration is

$$\beta_D = \beta_1 \beta_2$$

[4.49]

This compares directly with a single-stage amplifier having a gain of β_D .

Applying an analysis similar to that of section 4.4 yields

ſ

Thus, the voltage across the output of transistor is

$$V_{CE_2} = V_{C_2} - V_{E_2}$$
 ;

$$V_{BE_D} = V_{BE_1} + V_{BE_2}$$

[4.55]

□ There are many other multiple transistor networks which will not be discussed in lecture 4. Nevertheless, you ought to take keen interest, in your spare time, to look at and understand.

These include:

Cascode Configuration



Department of Electrical & Electronic Engineering, School of Engineering, University of Zambia

Cascode

Feedback Pair Amplifier



Figure 4.47: Feedback Amplifier.

Current Mirror



Direct Coupled Amplifier



Figure 4.48: Direct-coupled Amplifier.

Figure 4.49: Current mirror using back-to-back BJTs.

50

4.10 pnp BJTs

- □ Thus far, the analysis has been based on *npn* transistors.
- □ It is worth noting that the analysis of *pnp* transistors follows the same pattern, except that the resulting equations have change of signs associate with particular quantities.
- For instance, notice the change of signs in Fig. 4.50.



Figure 4.50: pnp BJT in an emitter stabilized configuration

4.11 Transistor Switching Networks

- Transistor applications are not limited solely to the amplification of signals.
- Through proper design, BJTs can be used as switches for computer logic circuits and control applications.



4.11 Transistor Switching Networks Cont'd



Proper design for the inversion process requires that the operating point switch from cutoff to saturation along the load line depicted in Fig. 4.51.

□ For this purpose assume

 $I_C = I_{CEO} \cong 0 \text{ mA}$ when $I_B = 0 \ \mu \text{A}$ and $V_{CE} = V_{CE_{\text{sat}}} \cong 0 \text{ V}.$

□ When $V_i = 5$ V, the BJT will be "ON" and the design must ensure that the network is heavily saturated by a level of $I_B > 50 \mu$ A ·

Figure 4.51: Transistor inverter

4.11 Transistor Switching Networks Cont'd

The saturation level for the collector current is

$$I_{C_{ ext{sat}}} = rac{V_{CC}}{R_C}$$

□ The level of I_B in the active region just before saturation results can be approximated by I_B

$$I_{B_{ ext{max}}} \cong rac{I_{C_{ ext{sat}}}}{eta_{ ext{dc}}}$$

□ For the saturation level we must therefore ensure that the following condition is met:

$$I_B \! > \! rac{I_{C_{ ext{sat}}}}{eta_{ ext{dc}}}$$

□ For the network of Fig. 4.51, when $V_i = 5$ V, then

$$I_{B} = \frac{V_{i} - 0.7 \,\mathrm{V}}{R_{B}} = \frac{5 \,\mathrm{V} - 0.7 \,\mathrm{V}}{68 \,\mathrm{k}\Omega} = 63 \,\mu\mathrm{A}$$

4.11 Transistor Switching Networks Cont'd

Furthermore
$$I_{C_{\text{sat}}} = \frac{V_{CC}}{R_C} = \frac{5 \text{ V}}{0.82 \text{ k}\Omega} \cong 6.1 \text{ mA}$$

Testing Eq. [4.57] yields

$$I_B = 63 \,\mu\text{A} > \frac{I_{C_{\text{sat}}}}{\beta_{\text{dc}}} = \frac{6.1 \,\text{mA}}{125} = 48.8 \,\mu\text{A}$$

□ For $V_i = 0$ V, $I_B = 0 \mu$ A, and assuming that $I_C = I_{CEO} = 0$ mA, the voltage drop across R_C as determined by $V_{R_C} = I_C R_C = 0$ V, resulting in $V_C = +5$ V for the response indicated in Fig. 4.51a.





Figure 4.52: Saturation conditions and resulting resistance.

Figure 4.53: Cutoff conditions and resulting resistance.





4.12 Bias Stabilization

- Stability of a system is a measure of the sensitivity of a network to variations in its parameters.
- β : increases with increase in temperature
- □ $|V_{BE}|$: decreases about 2.5 mV per degree Celsius (°C) increase in temperature
- □ I_{CO} (reverse saturation current): doubles in value for every 10°C increase in temperature.

Stability Factors

Defined for each parameter affecting bias as follows:

$$S(I_{co}) = \frac{\Delta I_{C}}{\Delta I_{co}}$$

$$S(V_{BE}) = \frac{\Delta I_{C}}{\Delta V_{BE}}$$

$$[4.59]$$

$$S(\beta) = \frac{\Delta I_{C}}{\Delta \beta}$$

$$[4.60]$$

4.12 Bias Stabilization Cont'd





4.12 Bias Stabilization Cont'd

$S(V_{BE})$ □ Fixed-Bias Configuration $S(V_{\scriptscriptstyle BE}) \cong -\beta / R_{\scriptscriptstyle B}$ [4.65] **Emitter-Bias Configuration** $S(V_{\scriptscriptstyle BE}) \cong rac{-eta/R_{\scriptscriptstyle E}}{eta+R_{\scriptscriptstyle D}/R_{\scriptscriptstyle E}}$ [4.66] Voltage-Divider Bias Configuration $S(V_{\scriptscriptstyle BE}) \cong rac{-eta/R_{\scriptscriptstyle E}}{eta+R_{\scriptscriptstyle { m Th}}/R_{\scriptscriptstyle E}}$ [4.67] Feedback-Bias Configuration ($R_E = 0 \Omega$) $S(I_{CO}) \cong \frac{-\beta/R_C}{\beta+R_C/R}$ [4.68]



4.12 Bias Stabilization Cont'd

S(*β*)

Fixed-Bias Configuration

$$Sig(etaig) \cong I_{C_1}ig/eta_1$$

Emitter-Bias Configuration

$$S(\beta) = \frac{\Delta I_C}{\Delta \beta} = \frac{I_{C_1} \left(1 + R_B / R_E \right)}{\beta_1 \left(\beta_2 + R_B / R_E \right)}$$
[4.70]

Voltage-Divider Bias Configuration

$$S\left(eta
ight) = rac{\Delta I_C}{\Deltaeta} = rac{I_{C_1}\left(1+R_{
m Th}/R_E
ight)}{eta_1\left(eta_2+R_{
m Th}/R_E
ight)}$$

\Box Feedback-Bias Configuration ($R_E = 0 \Omega$)

$$S(\beta) = rac{I_{C_1}(R_B + R_C)}{eta_1(R_B + eta_2 R_C)}$$

[4.72]

[4.71]

[4.69]



End of Lecture 4

Thank you for your attention!

